Notas de lectura
Simplification by the K-Map Method
- Grado
- EET 3100
- Institución
- Wayne State University
System level design of digital logic circuits using hardwired and programmable logic devices. ROMs, PROMs, and PLAs. Synchronous and asynchronous circuit design and analysis.
[Mostrar más]